Abstract-This paper presents a new compact three-phase cascaded multilevel inverter (CMLI) topology with reduced device count and high-frequency magnetic link. The proposed topology overcomes the predominant limitation of separate dc power supplies, which CMLI always require. The high-frequency magnetic link also provides a galvanic isolation between the input and output sides of the inverter, which is essential for various grid-connected applications. The proposed topology utilizes an asymmetric inverter configuration that consists of cascaded H-bridge cells and a conventional three-phase two-level inverter. A toroidal core is employed for the high-frequency magnetic link to ensure compact size and high-power density. Compared with counterpart CMLI topologies available in literature, the proposed inverter has the advantage of utilizing the least number of power electronic components without compromising the overall performance, particularly when a high number of output voltage levels is required. The feasibility of the proposed inverter is confirmed through extensive simulation and experimentally validated studies.
I. INTRODUCTION
O NE OF the key features of cascaded multilevel inverter (CMLI) topologies is the ability to generate high voltage by utilizing low-rated power electronic devices. As such, CMLIs have been given much attention in renewable energy systems and industrial applications [1] - [4] .
A general topology of CMLI comprises a number of cascaded cells along with an isolated and balanced dc supply for each cell [5] , [6] . The number of cascaded cells increases as the number of the desired output voltage levels increases. Therefore, it becomes quite challenging to manage the isolated balanced dc supplies while achieving higher number of levels in the output voltage waveforms. Based on the magnitudes of the dc supplies connected to the cascaded cells, CMLI can be categorized into symmetric (equal magnitudes) or asymmetric (unequal magnitudes) structures. The performance of an asymmetric CMLI is found to be superior than a symmetric structure in terms of output voltage levels when the same number of semiconductor switches and dc power supplies is utilized [7] . For example, H-bridge-based symmetric modular multilevel converter (MMC) presented in [8] - [11] generates less number of output voltage levels when compared with the asymmetric MMC presented in [12] and [13] .
Currently, power frequency−based classic transformers are employed to provide the required galvanic isolation between the multilevel inverter (MLI) and the grid [14] , [15] . The size and weight of the transformer would be considerable for MLI-based medium-voltage applications [9] . Recently, highfrequency magnetic link (HFML)-based power converters have become more popular due to their high power density, compact size, cost effectiveness, and high reliability [16] . For example, an HFML-based power converter comprising a small toroidal core (8 cm internal diameter and 14 cm external diameter) was utilized in a 100-kW power converter [17] . Several high-frequency magnetic core materials such as Hitachi, Finmet, and Metglas have been proposed in the literatures aiming at improving the overall performance of HFML-based power converters [18] . The utilization of HFML facilitates the implementation of CMLIs with a single dc source while maintaining a high number of output voltage levels. In [17] , HFML-based CMLI is realized using multiwinding toroidal magnetic core for a cascaded H-bridge MLI. In this topology, the CMLI generates 27 levels in the output voltage waveforms by utilizing one dc source at the primary side and multiple windings at the secondary side of the HFML. Although HFML enables CMLI to operate with a single dc source, the problem related with tripling power electronic components for a three-phase structure cannot be avoided.
Extensive research has been conducted to develop new CMLI topologies to comply with specific requirements and applications [19] , [20] . Device count, simple structure, physical size, number of levels in the output voltage waveform, and cost effectiveness are the crucial factors that should be considered while proposing a new CMLI topology [21] , [22] . Various singlephase CMLI topologies have been proposed in the literatures [5] , [23] - [26] . When extending such single-phase topologies to three-phase structures, the number of devices is to be tripled, which eventually increases the design complexity, cost, and physical size of the resultant three-phase inverter [13] , [17] , [27] - [35] .
In this paper, a new concept for HFML-based CMLI that can be employed for three-phase applications is proposed. The main feature of the proposed concept is the flexibility to extend the single-phase inverter to a three-phase structure without tripling the power electronic components as the case with the current topologies proposed in the literature [13] , [17] , [27] - [35] .
The rest of the paper is organized as follows. The proposed topology is presented in Section II, while Section III presents the detailed design for the HFML. Experimental and simulation analyses along with discussion are presented in Section IV. The potential applications of the proposed CMLI are highlighted in Section V. Comparison with other topologies is presented in Section VI. The main conclusions are drawn in Section VII.
II. PROPOSED CMLI
The proposed CMLI consists of HFML, full-bridge rectifiers, along with compact cascaded MLI, as shown in Fig. 1(a) . The HFML comprises a single dc source connected to a highfrequency (20 kHz) square-wave voltage (SWV) generator that energizes the primary winding of a toroidal multiwinding transformer (MWT). The multiple windings on the secondary side of the MWT provide the isolated dc voltages required to create various levels in the output voltage. As can be seen from Fig. 1(a) , the MLI has two main stages: a cascaded stage and a conventional three-phase, two-level inverter (CTPTLI) stage. The cascaded stage consists of two H-bridge (CHB) cells. While the three-phase, two-level inverter is implemented using a conventional well-known structure [36] , the cascaded stage can be any cascaded inverter topology proposed in the literature. The voltages generated by the cascaded stage are transferred to the output terminals A, B, C through bidirectional (BD) switches. More cascaded cells can be added as required to increase the number of levels in the output voltage waveforms.
The input voltages to the H-bridge celles can be adjusted by controlling the MWT turns ratio. If n number of H-bridge cells are considered in the cascaded stage, then the equal magnitudes of the CHB input voltages can be expressed by
Binary-or trinary-related input dc supplies to the H-bridge cells can also be adopted, which is expressed by
The CTPTLI is fed by a dc supply of a magnitude of V c that should be higher than the summation of all input dc voltages of the CHB cells. Hence, V C can be calculated from
A key feature of the proposed topology is that it allows for replacing the cascaded stage in Fig. 1(a) by any existing cascaded MLI topology for developing a new three-phase cascaded MLI without tripling the number of device count required for MLI single-phase structure.
The CTPTLI has three phase legs. Each leg comprises two switches-(S a3 , S a4 ), (S b3 , S b4 ), (S c3 , S c4 ) operating in a toggle mode to generate two voltage levels (V C and zero) in the pole voltages V Ag , V Bg , and V Cg . Similar switching logic is applied for the three legs with a 120°phase shift.
The output points A, B, C of each phase leg are connected to BD switches, as shown in Fig. 1(a) . Each BD switch consists of two insulated gate bipolar transistors (IGBT) and two diodes. All voltage levels between V C and zero are produced in the pole voltages by the cascaded stage when the BD switches are turned on (BD switch is considered to be "on" when both of the IGBTs are switched on). Fig. 1(b) shows an H-bridge cell, which comprises four switches (G K 1 , G K 2 , G K 3 , G K 4 ) and a dc-input supply, V K . Each H-bridge cell is able to generate three voltage levels, 0, ±V K in the output voltage, V O ,K .
It is worth noting that switches in the CTPTLI are completely turned off while generating voltage levels between V C and zero. If same input voltages to the H-bridge cells are considered, then according to (1) and (4), the input voltages to the H-bridge cells and the CTPTLI can be expressed by
The switching logics for generating different levels, as shown in Fig. 2 , reveal that the cascaded stage has no contribution in generating the V C and 0 levels in the pole voltage V Ag [see Fig. 2 (a) and (d)]. On the other hand, levels "2v" and "v" in the pole voltage are generated when the BD switches in the CTPTLI are turned on and H-bridge cells contributes, as shown in Fig. 2 (b) and (c), respectively. Both switches Sa3 and Sa4 in phase leg A of the CTPTLI are turned off while generating "2v" and "v" voltage levels. The switching logics are applied for 120°to create four voltage levels: 3v, 2v, v, and 0 during ascending and descending modes of the pole voltage waveform V Ag , as shown in Fig. 2 (e). The cascaded stage utilizes the same switching logic to generate the three-phase pole voltages V Ag , V Bg , and V Cg with a 120°phase shift between them. 
The proposed cascaded MLI topology is controlled by a lowfrequency staircase modulation technique [37] , [38] . The designated switching states for generating four levels in the pole voltage waveform can be presented in a hexagonal form within the d-q plane, as shown in Fig. 3 . If the number of levels in the pole voltages is N p , then there will be 6(N p − 1) number of switching states [37] , [38] .
Hence, for generating four levels in the pole voltage, there will be 18 switching states, as shown in Fig. 3 . Each of the switching state has three switching vectors S A , S B , S C for three-phase voltage generation. The pole voltages are taken as reference to achieve the three switching vectors in each switching state at any instant of time [37] . In general, the switching angles for all switching states are equal and can be expressed as
Thus, the switching angle for each of the 18 switching states is 20°, which means a new switching state comes into operation every 20°. In the switching sequence of the 18 switching states, the switching vectors 3, 2, 1, 0 are combined in an organized manner to generate three-phase pole voltages.
III. HF-MAGNETIC LINK DESIGN
The SWV generator is made up of four insulated gate bipolar transistors, HGTG20N60B3D; 600-V/40-A four IGBT gate driver circuits; and a digital signal processor (DSP), TMS320F2812. The SWV generator converts the input 240-V dc into a square-wave high-frequency voltage, which is fed into the primary winding of the MWT, as shown in Fig. 4(a) . The two pairs of switches (Q1, Q3) and (Q2, Q4) in the SWV generator are operated in toggle mode to generate the 240-V, 20-kHz SWV. The number of secondary windings is identified based on the required number of the isolated dc supplies. Three secondary windings are used in the developed inverter, as shown in Fig. 4(a) . The magnitude of the conventional inverter input dc voltage V C would be "3v", if the input dc voltages to the cascaded cells are maintained at the same voltage level of v by adjusting the MWT turns ratio to be 3:3:1:1. Fig. 4(b) shows the prototype of the MWT, which is made of a ferrite toroidal core.
A. Toroidal Transformer Winding Wire Selection
The ac resistance of the transformer windings is increased due to the skin and proximity effects while operating with high-frequency voltage and current. Multistrained wire is utilized to reduce these effects. The diameter (d) of the conductor in the transformer primary and secondary windings depends on the load demand and can be calculated based on the winding current (I), the current density (J), and the number of strains in the winding (S n ) as [25] 
For simplicity, 100 copper strains of 0.5 mm 2 cross-sectional area is chosen for the primary and secondary windings of the toroidal transformer. Multistrain litz wire can be utilized in the transformer primary and secondary windings to maximize the current rating while minimizing the skin and proximity effects [18] . Moreover, the primary winding can also be split into multiple parallel windings to reduce the excitation current [39] . Fig. 5 shows a schematic diagram for a possible MWT arrangement that has m number of primary windings and (n + 1) number of secondary windings. The square voltage wave generator (SWVG) in the primary side can be fed by any dc source that can be battery bank or photo voltaic (PV) array [9] .
The transformer leakage inductance is another key parameter that should be considered while designing the HFML. Analysis on the transformer leakage inductance for high-and mediumfrequency-operated MWT can be found in [39] and [40] . According to [39] , the excitation current and the output power of a multiwinding transformer are inversely proportional with the leakage inductance. Hence, optimum selection for the leakage inductance should be carefully made in order to maintain the excitation current below the windings rated value while achieving a desired level of the output power. In the developed prototype, the maximum excitation current was 2 A and the rated output power is 250 VA.
B. Number of Turns and Core Selection
The HFML performs with an SWV; hence, according to Faraday's law, the generated magnetic flux (ϕ) in the core would be a triangular waveform, as depicted in Fig. 6 , where T , V max , and ϕ max are the time period, the maximum voltage, and the magnetic flux, respectively. For a complete cycle of the SWV, the triangular flux can be expressed as
According to Faraday's law, the correlation between the excitation voltage v(t) and the magnetic flux within a transformer winding of N turns can be derived as follows:
The rms voltage of the square wave can be written as
where A e and B max represent the cross-sectional area of the toroidal core and the magnetic flux density, respectively. According to (11) , the core area of the toroidal core is inversely proportional with the SWV frequency (20 kHz). Toroidal core FERROXCUBE, T102/66/25-3C90, with A e = 445.32 mm 2 , B max = 200 mT is utilized for the HFML. According to (11) , for V rms = 240 V, the least number of turns in the primary winding of the implemented toroidal transformer is N = 34. The primary winding of the developed HFML in this paper is designed with 36 turns to ease the calculation of the secondary winding turns. The two secondary windings connected to the CHB cells have the same turns' ratio with respect to the primary winding (3:1) while the winding connected to the conventional inverter via a full bridge rectifier comprises the same turns as the primary winding. The area occupied by the primary and the three secondary windings is 48 mm 2 . The minimum hole area (A min ) of the toroidal core is calculated by considering a clearance factor of 8 [17] , which leads to a minimum hole area of 348 mm 2 . The chosen toroidal core is well suited for this design as it has 822.5 mm 2 inner area, with inner and outer diameters of 65.8 and 102 mm, respectively, and a thickness of 25 mm. It is worth mentioning that although ferrite material has been widely utilized as toroidal core, some other magnetic materials such as Hitachi Finmet and Metglas may provide better performance in terms of size, power capacity, and efficiency [41] .
Different parts of the laboratory scaled-down prototype are shown in Fig. 7 . Table I provides the detailed specifications of various components of the developed proposed inverter topology. In the developed prototype, DSP TMS320F2812 control board is employed to generate the real-time gate pulses for the inverter switches. IGBT, HGTG20N60B3D, 600 V/40 A is utilized as the inverter switching device. Two IGBTs in each bidirectional switch require identical gate signals. Hence, DSP generates nine gate signals for the CTPTLI and the three BD switches.
IV. PERFORMANCE OF THE PROPOSED INVERTER
The performance of the proposed inverter under various loading and operating conditions is assessed as per the following case studies. 
A. Case Study 1: Performance of the Proposed Inverter with Constant Impedance Load
Experimental analysis on the developed prototype is conducted while a balanced three-phase load (Z = 115 + j94.2 Ω) is connected to each phase leg. Fig. 8(a) presents the gate pulses of different switches within the cascaded stage; BD switch A and a switch in phase leg A of the conventional three-phase, two-level inverter. The waveforms of the pole voltages show four levels (0, 80 V, 160 V, 240 V), while the voltage at the junction point J in Fig. 1 V Jg contains two levels (80 V, 160 V), as shown in Fig. 8(b) . The line voltages comprise seven levels (0, ±80 V, ±160 V, ±240 V) in their waveforms, as shown in Fig. 8(c) , which also shows the line current I AN waveform. Fig. 9(a) shows the experimental input and output waveforms of the SWV generator when the input dc voltage E i is maintained at constant level. Fig. 9(b) shows the high-frequency voltage output from the primary and secondary sides of the MWT. The output voltages of the rectifier units are shown in Fig. 9(c) , while the inverter input currents at the cascaded cells and conventional three-phase, two-level inverter stage are shown in Fig. 9(d) .
B. Case Study 2: Performance of the Proposed Inverter with Intermittent Input DC Source
In the experimental setup, a GW Laboratory dc power supply GPS-3030 is used as an input dc-power source for the SWV generator. For PV applications, a fluctuated input voltage to the MLI is expected due to the intermittent characteristics of the PV [42] , [43] . To investigate the performance of the proposed inverter under such condition, voltage fluctuation is emulated using a programmable dc power supply while keeping the load similar to the previous case study. Fig. 10 shows the impact of input source voltage E i fluctuation on the line voltage and line current of the proposed CMLI. The MWT always keeps the same voltage ratio between the primary and the secondary windings. Consequently, the rectifier produces similar voltage profiles to the cascaded inverter regardless the fluctuation of E i , as shown in Fig. 10(a) . While the magnitude of the cascaded inverter output line voltages and currents experience fluctuation, the number of levels in the inverter output voltage always remains unchanged, as can be observed from Fig. 10(b) . This constant level-generating phenomenon ensures no increment in the total harmonic distortion (THD) in the inverter output voltage and current waveforms during fluctuation events in the input dc voltage. As shown in Fig. 10(c) and (d), the line voltage waveforms exhibit 12% THD, while 1.79% THD is observed in the line current. The line voltage THD can be reduced to be less than 5% to comply with the IEEE standard [44] by increasing the number of levels. Nevertheless, the 12% THD in a seven-level inverter is quite low in comparison with other proposed cascaded MLI topologies producing the same number of levels in the output voltage waveform [31] . This key feature makes the proposed inverter topology a suitable candidate for voltage controlled motor drive applications in the machinery industry and electric vehicles.
C. Case Study 3: Performance of the Proposed Inverter Considering Load Dynamics
Inverter output voltage and current waveforms are observed during dynamic loading conditions. Fig. 11 shows the simulation results when a load of nearly unity power factor (PF) (100.31ࢬ4.49°Ω per phase leg) changed at t = 0.0325 s to nearly 0.8 PF (127.13ࢬ38.13°Ω per phase leg) that lasts for a duration of 0.0175 s after which the original load is retained. Although a little distortion can be observed in the line current waveforms, as shown in Fig. 11(b) , during the transition period, no significant effect can be seen in the line voltage waveforms shown in Fig. 11(a) .
The performance of the proposed CMI is also observed for a change in the load magnitude with the same power factor. Fig. 12 shows the inverter line voltage and current waveforms when the magnitude of a nearly 0.8 PF lagging load (50.86ࢬ38.15°Ω per phase leg) is doubled to 101.73ࢬ38.15°Ω per phase leg at t = 0.0325 s for a duration of 0.0175 s. Similar observations reported in the earlier case (see Fig. 11 ) can be noticed here.
The aforementioned case studies reveal the feasible application of the proposed CMLI topology with renewable energy sources of intermittent characteristics and with loads of dynamic changes.
D. Case Study 4: Performance of the Proposed Inverter Under Asymmetric DC Voltages
This case study is carried out to investigate the performance of the proposed CMLI under asymmetric rectifier output voltages. The asymmetric rectifier voltages are implemented by changing the transformer turns ratio from 3:3:1:1 to 4:4:2:1 in order to get asymmetric voltage magnitudes for V 1 and V 2 . According to this turns ratio, the rectifiers output voltages will be: V c = 240 V, V 1 = 60 V and V 2 = 120 V. Fig. 13 shows the rectifier output currents I C , I 1 , I 2 along with the MLI output voltage (V AB ) and current (I AN ) waveforms. As can be seen in the aforementioned figure, the number of levels in the MLI output voltage is increased to nine since the H-bridge cascaded modules are now fed with binary-related input voltages (60 and 120 V). This configuration achieves more levels in the output voltage waveform than symmetric CHB voltages as mentioned in Section I.
E. Case Study 5: Effect of Unbalanced CHB Input Voltages
The performance of the proposed inverter is also observed under unbalanced input voltages to the CHB cells. The imbalance may arise due to several factors, including the ageing of the capacitors of the ripple filters connected to the rectifiers' terminals. In this case study, the voltage imbalance is created by adjusting the number of turns of the transformer two secondary windings connected to the CHB cells so that V 1 = 64 V and V 2 = 96 V. As can be seen in Fig. 14 , the line voltage which comprises seven levels and current waveforms do not exhibit observable change due to the unbalanced input dc voltages to the CHB cells. Also, no abnormal change can be seen in the rectifier output currents I C , I 1 , and I 2 . This case study reveals the possible applications of the proposed CMLI topology in unbalanced dc voltage conversion systems.
It is worth noting that circulating current may arise within parallel operation of voltage source inverters [10,] [45], [46] . In the proposed topology, the inputs to the rectifier are magnetically isolated and they never operate in parallel at any switching state, as shown in Fig. 2 , and hence, no circulating current is expected for this configuration.
V. APPLICATIONS OF THE PROPOSED INVERTER
With the revolution in power electronic technology, high-rated semiconductor switches such as IGBT module, FZ500R65KE3 with a voltage rating up to 6.5 kV, is readily available in the market. Moreover, the voltage and current ratings of switching devices can be further extended by connecting multiple switches in a suitable series-parallel combination. This will facilitate the utilization of the proposed inverter in various grid-connected applications. For example, the proposed inverter can be utilized in hybrid renewable energy conversion systems in which different renewable energy sources such as solar photovoltaic, wind, and battery storage are integrated via a common dc-link, as shown in the block diagram of Fig. 15 [47] in which the proposed topology facilitates the integration of such sources with the grid. Furthermore, as highlighted in case study 2 in Section VI, the proposed inverter is a good candidate for motor drive and electric vehicles applications.
VI. COMPARISON WITH OTHER THREE-PHASE CMLI TOPOLOGIES
In this section, the proposed CMLI concept proposed in this paper is compared with some counterparts CMLI topologies proposed in the literatures. Several CMLI topologies are proposed in the literature with the aim of reducing the device count and maximizing the number of levels in the output voltage [25] , [26] , [48] . Unfortunately, the majority of these topologies are only presented as a single-phase structure. To extend these inverters to three-phase structures, the number of power electronic devices required is simply three times that of the single-phase inverter structure [28] , [32] , [33] , [35] . The proposed CMLI topology in this paper allows the replacement of the cascaded stage in Fig. 1(a) with any existing single-phase topology to realize a three-phase structure without tripling the device count as per the current practice. Table II shows a detailed device count comparison between the conventional three-phase structure and the proposed threephase structure in this paper for some recently developed CMLI topologies. As it can be seen from the table, the proposed topology in this paper exhibits a significant reduction in the number of device count, including the number of switches N Switch , the number of gate driver circuits N Gate , and the number of rectifiers N Rectifier while achieving higher levels N level in the output voltage when compared with other conventional three-phase CMLI structures.
On the other hand, various three-phase magnetic-linked, asymmetric H-bridge-module-based CMLIs have been reported in the literature. In [17] , an H-bridge-module-based CMLI is implemented using high-frequency magnetic link to generate 27 levels in the line voltages. An isolated dc-link H-bridge-modulebased CMLI could achieve 81 levels in the output voltage as presented in [13] . In both cases, trinary relation is maintained among the input dc supplies to the H-bridge modules. Three H-bridge modules in the CMLI topology proposed in [17] are Fig. 16 . Percentage reduction in device count with respect to CMLI topologies proposed in [13] and [17] .
connected directly with the dc-power supply, and hence, this arrangement does not ensure the essential galvanic isolation required for grid-connected applications. To facilitate a comparison with these two topologies, a trinary relation has been maintained among the dc supplies of the CHB cells in the CMLI proposed in this paper. Also, the number of CHB cells has been increased to three to achieve 29 levels in the output voltage waveform, which is close to the 27 levels achieved in [17] . For comparison with the 81-level CMLI topology presented in [13] , the number of CHB cells in the topology proposed in this paper is increased to 4. Table III shows a detailed comparison between the proposed CMLI in this paper and those proposed in [13] and [17] , when generating close number of levels in the output voltage by adopting trinary-related input dc voltages to the H-bridge modules in the cascaded stage.
As can be seen in the table, a notable amount of device reduction is achieved while implementing the concept proposed in this paper. The percentage reduction in the power electronic components employed to implement the proposed CMLI in this paper when compared to the topologies in [13] and [17] is significant; in particular, when a higher number of levels in the output voltage waveform is required as can be seen in Fig. 16 . It should be noted that the device count reduction achieved in the proposed CMLI concept in this paper does not compromise for the quality of the output waveforms as can be seen from the number of voltage levels and THD in the voltage waveform.
VII. CONCLUSION
A new high-frequency magnetic-linked-based CMLI is presented in this paper. The proposed concept exhibits several advantageous when compared with counterpart topologies proposed in the literatures. This includes the ability to extend the single-phase inverter to a three-phase structure without tripling the power electronic components as per the current practice in the literatures. Experimental and simulation analyses reveal the feasible applications of the proposed inverter with renewable energy sources of intermittent characteristics. Results also show the performance of the proposed inverter is not significantly impacted during load dynamic changes. The proposed concept is easy to implement as it can employ any cascaded inverter topology within a cascaded stage along with a simple conventional three-phase, two-level inverter stage.
